# Computer-Assisted Translation of Programs from 6502 to 6809 

by Edgar Pass

The article discusses techniques of translating 6502 programs to run on a 6809 -based machine. Tables, 6809 routines, and discussion of special problems are included.

## Initial Comparison

From a review of the Motorola 6800 and 6809, and MOS 6502, the instruction sets of the 6809 and 6502 are both seen to be derivatives of the (older) 6800 instruction set. However, the extensions and changes made in the 6809 and 6502 instruction sets have been in quite different directions. Table 1 presents the programming models for each of the processors, to indicate the flavor of some of the changes and extensions.

## Register Comparison

The similarities and differences in the register structures of the processors are apparent in table 1. Of the three processors, the 6809 has the most versatile register structure with its two 8 -bit accumulators, 8 -bit direct page register, two 16 -bit index registers, and two 16 -bit stack pointers. The 6502 has a less versatile register structure than either of the other two processors, its only highlight being a second 8 -bit index register. The relative speed of the processors or relative compactness of the code are not issues here.

When matching up the register structures from the 6502 to the 6809, most registers map to the similarly named register. The exception is the 6502 A register, which corresponds more closely to the 6809 B register than the A register because of the manner in which the 6809 TFR and EXG instructions function.

The condition code registers of the three processors all differ in format and content, with the 6800 and 6809 being the most similar and the 6502 the most

Table 1: Programming Models for the 6800, 6809, and 6502

| Register | Bits | Description 6800 |
| :---: | :---: | :---: |
| A | 8 | Accumulator |
| B | 8 | Accumulator |
| CC | 8 | Condition Code Register (11HINZVC) |
| PC | 16 | Program Counter |
| S | 16 | Stack Pointer |
| X | 16 | Index Register |
|  |  | 6809 |
| A | 8 | Accumulator |
| B | 8 | Accumulator |
| CC | 8 | Condition Code Register (EFHINZVC) |
| D | 16 | A and B Registers (Concatenated) |
| DP | 8 | Direct Page Register |
| PC | 16 | Program Counter |
| S | 16 | Stack Pointer |
| U | 16 | User Stack Pointer |
| X | 16 | Index Register |
| Y | 16 | Index Register |
|  |  | 6502 |
| A | 8 | Accumulator |
| CC | 8 | Condition Code Register (NVOBDIZC) |
| PC | 16 | Program Counter |
| S | 8 | Stack Pointer (First 8 bits $=01$ ) |
| X | 8 | Index Register |
| Y | 8 | Index Register |

where Condition Code Register bits are defined as follows:

| B | BRK command (6502) |
| :--- | :--- |
| C | carry/borrow |
| D | decimal mode (6502) |
| E | entire state on stack (6809) |
| F | fast interrupt (6809) |
| H | half carry (6800/6809) |
| I | interrupt mask |
| N | negative |
| V | overflow |
| Z | zero |

Table B-1 (continued)

| Operation M | Mnemonic | Immediate | Direct | Indexed | Extended | Inkerent |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical shift Left | $\begin{array}{\|l\|l} \text { LSLA } \\ \text { LSLB } \\ \text { LSL } \end{array}$ |  | 08 | 68* | 78 | $\begin{aligned} & 48 \\ & 58 \end{aligned}$ |
| Logical Shift | \| LSRA ${ }_{\text {LSRB }} \mathrm{l}$ |  | 04 | 64* | 74 | 44 54 |
| Multiply | 1 MUL |  |  |  |  | 3D |
| Complement, 2 's | $\begin{array}{l\|l} \text { s } & \text { NEGA } \\ \text { NEGB } \\ & \text { NEG } \end{array}$ |  | 00 | 60* | 70 | $\begin{aligned} & 40 \\ & 50 \end{aligned}$ |
| No Operation | 1 NOP |  |  |  |  | 12 |
| Inclusive OR | $\left\lvert\, \begin{aligned} & \text { \| ORA } \\ & \text { ORB } \\ & \text { ORCC }\end{aligned}\right.$ | BA CA $1 A$ | 9A | AA* EA* | $\begin{aligned} & \mathrm{BA} \\ & \mathrm{FA} \end{aligned}$ |  |
| Push Reg's on Stack | $\left\lvert\, \begin{aligned} & \text { PSHS** } \\ & \text { PSHU** } \end{aligned}\right.$ |  |  |  |  | $\begin{aligned} & 34 \\ & 36 \end{aligned}$ |
| Pull Reg's from Stack | $\mid$ PUULS** |  |  |  |  | $\begin{aligned} & 35 \\ & 37 \end{aligned}$ |
| Rotate Left | $\left\lvert\, \begin{aligned} & \text { ROLA } \\ & \text { ROLB } \\ & \text { ROL } \end{aligned}\right.$ |  | 09 | 69* | 79 | 49 59 |
| Rotate Right | $\begin{array}{\|l\|l} \text { RORA } \\ \text { RORB } \\ \text { ROR } \end{array}$ |  | 06 | 66* | 76 | 46 56 |
| Subtract with Carry | \| SBCA | $\begin{aligned} & 82 \\ & c 2 \end{aligned}$ | D2 | E2** | F2 |  |
| Sign Extend | 1 SEX |  |  |  |  | 1 D |
| Store | \| STA ${ }^{\text {STB }}$ STB ${ }^{\text {STD }}$ ( ${ }^{\text {STS }}$ | - | $\begin{array}{r} 97 \\ D 7 \\ D D \\ 10 D F \\ D F \\ 9 F \\ 109 F \end{array}$ | A7* E7* ED* 10EF* EF* AF* | B7 F7 FD 10 FF FF BF |  |
| Subtract | \| SUBA | 80 $C 0$ 83 | 90 00 93 | A $\square^{*}$ E® A3* | B $\varnothing$ FØ B3 |  |
| Software Interrupt | $\left\lvert\, \begin{aligned} & \text { SWI } \\ & \text { SWI2 } \\ & \text { SWI3 }\end{aligned}\right.$ | - |  |  |  | $3 F$ 163 F 113 F |
| Sync to Int. | 1 sync |  |  |  | 1 | 13 |

Table B1 (continued)


* Post byte required (see indexed addressing chart)
** Post byte specifying registers to be used is required.

Table B-2: Branch and Long Branch Instructions

| Operation | Mnemonic | Relative | Direct | Indexed | Extended |
| :---: | :---: | :---: | :---: | :---: | :---: |
| granch if Carry clear | BCC | 24 |  |  |  |
|  | LBCC | 1924 |  |  |  |
| Eranch if Carry Set | BCS | 25 |  |  |  |
|  | LBCS | 1925 |  |  |  |
| Branch if $=$ Zero | BEQ | 27 |  |  |  |
|  | LBEO | 1627 |  |  |  |
| Branch if >e Zero | BGE | 2C |  |  |  |
|  | LBGE | 102C |  |  |  |
| Branch if > Zero | BGT | 2E \| |  |  |  |
|  | LBGT | 162E |  |  |  |
| Branch if Higher | BHI | 22 1 |  |  |  |
|  | LBHI \| | 1022 \| |  |  |  |
| Branch if Higher/Same | BHS | 24 1 |  |  |  |
|  | LBHS | 1824 |  |  |  |
| Branch if <x Zero | BLE | 2 F |  |  |  |
|  | Lble | 102F \| |  |  |  |
| Branch if Lower | BLO | 25 \| |  |  |  |
|  | Lblo | 1825 \| |  |  |  |
| Branch if Lower/Same | BLS | 23 |  |  |  |
|  | LBLS | 1923 |  |  |  |
| Branch if e zero | BLT | 2D \| |  |  |  |
|  | LBLT | 192D \| |  |  |  |
| Branch if Minus | BMI | 2 B - |  |  |  |
|  | LBMI | 102B \| |  |  |  |
| Branch if Not $=$ zero | ENE | 26 |  |  |  |
|  | LBNE | 1026 \| |  |  |  |
| Branch if Plus | BPL | 2A |  |  |  |
|  | LBPL | 102A |  |  |  |
| Branch Always | BRA | 20 |  |  |  |
|  | LBRA | 16 |  |  |  |
| Branch Never | BRN | 21 |  |  |  |
|  | LBRN | 1821 |  |  |  |
| Branch if V Clear | BVC I | 28 |  |  |  |
|  | LBVC | 1828 |  |  |  |
| Branch if V Set | BVS | 29 |  |  |  |
|  | LBVS \| | 1029 \| |  |  |  |
| Branch to Subroutine | BSR \| | 8 D - |  |  |  |
|  | LBSR | 17 |  |  |  |
| Jump | JMP \| | , | øE | 6E* | 7 E |
| Jump to Subroutine | JSR |  | 9D | AD* | BD |
| Return fram Interrupt | RTI | 3B ( Imp | lied) |  |  |
| Return from Subroutine | RTS I | 39 ( Imp | lied) |  |  |

* Post byte required (see indexed addressing chart)


## Table C: 6502 Op-Codes and Mnemonics



Table C (continued)

| Load X | LDX | A2 | TMMEDIATE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LDX | A6 | ZERO PAGE | Ret. f/Int. | RTI | $4 \varnothing$ | IMPLIED |
|  | LDX | AE | ABSOLUTE |  |  |  |  |
|  | LDX | B6 | ZERO PAGE, Y | Ret. f/SR | RTS | 60 | IMPLIED |
|  | LDX | BE | ABSOLUTE, Y |  |  |  |  |
|  |  |  |  | Subtract | SBC | El | INDIRECT, X |
| Load Y | LDY | Al | IMMEDIATE | with Carry | SBC | E5 | zERO PAGE |
|  | LDY | A4 | ZERO PAGE |  | SBC | E9 | IMMEDIATE |
|  | LDY | AC | ABSOLUTE |  | SBC | ED | ABSOLUTE |
|  | LDY | B4 | ZERO PAGE, X |  | SBC | F1 | INDIRECT, Y |
|  | LDY | BC | AbSOLUTE, X |  | SBC | F5 | ZERO PAGE, X |
|  |  |  |  |  | SBC | F9 | ABSOLUTE, Y |
| Logical <br> Shift Right | LSR | 46 | ZERO PAGE I |  | SBC | FD | ABSOLUTE, X |
|  | LSR | 4A | accumulator |  |  |  |  |
|  | LSR | 4 E | ABSOLUTE | Set Carry | SEC | 38 | IMPLIED |
|  | LSR | 56 | ZERO PAGE, X |  |  |  |  |
|  | LSR | 5 E | ABSOLUTE | Set Decimal | SED | F8 | IMPLIED |
| No Oper. | NOP | EA | IMPLIED | Set Int Msk | SEI | 78 | IMPLIED |
| InclusiveOR | ORA | 01 | INDIRECT, X | Store | STA | 81 | INDIRECT, X |
|  | ORA | 95 | zero page | Accumulator | STA | 85 | ZERO PAGE |
|  | ORA | 09 | Immediate \| |  | STA | 8D | ABSOLUTE |
|  | ORA | gD | ABSOLUTE \| |  | STA | 91 | INDIRECT, $Y$ |
|  | ORA | 11 | INDIRECT, Y \| |  | STA. | 95 | zero page, ${ }^{\text {d }}$ |
|  | ORA | 15 | zero Page, XI |  | STA | 99 | ABSOLUTE, $Y$ |
|  | ORA | 19 | AbSOLUTE, Y |  | STA | 9 D | $\text { ABSOLUTE, } X$ |
|  | ORA | 1 D | ABSOLUTE, X |  |  |  |  |
| Push Data |  |  |  | Store X | STX | 86 | ZERO PAGE |
|  | PHA | $48$ | IMPLIED |  | STX | 8 E | ABSOLUTE |
|  | PHP | 08 | IMPLIED |  | STX | 96 | ZERO PAGE, Y |
| Pull Data |  |  |  | Store Y |  |  |  |
|  | PLP | $28$ | IMPLIED |  | STY | 8 C | ABSOLUTE |
|  |  |  |  |  | STY | 94 | zero Page, $X$ |
| Transfer Registers | TAX | AA | IMPLIED \| |  |  |  |  |
|  | tay | A 8 | IMPLIED |  |  |  |  |
|  | TSX | BA | IMPLIED |  |  |  |  |
|  | TXA | 8 8A | IMPLIED |  |  |  |  |
|  | TXS | 9 A | IMPLIED |  |  |  |  |
|  | TYA | 98 | IMPLIED |  |  |  |  |

Note that, on the 6502, Absolute addresses appear in low-order-byte-first sequence.
unlike. All three condition code registers contain carry/borrow, interrupt mask, negative, overflow, and zero bits, although the interpretation and setting of bits may vary considerably among the three.

The 6502 " $V$ " flag is modified by far fewer instructions than the " $V$ " flags on the 6800 and 6809 processors. The 6502 " B " flag allows an interrupt processing routine to determine the difference between an external interrupt and an internal interrupt generated by a BRK command. The 6502 ' $D$ ' flag determines whether the ADC and SBC commands will operate in decimal or binary mode. There are no directly corresponding flags for " B " and " D " on the 6800 or 6809 processors. The (nearly) equivalent functions are performed in quite different ways.

The addressing modes supported by each of the processors are generally similar, although there are a few significant differences. Table 2 presents the addressing modes of interest in each of the processors of interest.

One significant difference between the 6502 and the other two processors lies in the storage format of a 16 -bit address. Whereas the Motorola processors store 16 -bit addresses as high-order 8 -bits, then low-order 8 -bits in successive locations, the 6502 stores 16 -bit addresses as low order 8 -bits, then high-order 8 -bits in successive locations. This difference appears in the format of instructions containing 16 -bit addresses and offsets, return addresses in the stack, 16 -bit indirect addresses, interrupt vectors, jump tables, etc.

There are several differences in the use of the $S$ registers on the 6502,6800 , and 6809. The most obvious is that the 6800 and 6809 use a 16 -bit $S$ register, whereas the 6502 uses an 8 -bit $S$ register and prefixes these 8 -bits with an 8 -bit constant 01 to form a 16 -bit address. Thus the 6502 stack is restricted to addresses \$0100-\$01FF. The 6800 and 6502 decrement the stack pointer after placing a new item into it, whereas the 6809 decrements it before. Thus the 6800 and 6502 stack pointers always point to one address below the current stack limit, whereas the 6809 stack pointer always points to the last item placed onto the stack [if any]. The TSX and TXS instructions on the 6800 (but not on the 6502) take this into account by adding one to the X register after transferring the contents of the the $S$ register to it and by subtracting one from the $S$ register after transferring the X register to it .

This difference can cause a problem when you translate programs from the 6800 to the 6809. However, because of the highly restricted nature of the 6502 $S$ register, it should cause little difficulty in translating programs from the 6502 to the 6809. The main problem stems from the 6800 trick of using the stack pointer as a second index register. However, the 6502 Y register functions as a second index register in many addressing modes, and the 6502 S register is restricted to page 01 in memory addresses, eliminating it as an effective third index register on the 6502.

Table 3 summarizes many of the differences and similarities already discussed concerning the 6502, 6800, and 6809, in terms of the 6502 instruction set. This set has 56 members, as opposed to 97 members for the 6800 and 58 members for the 6809. However, counting address mode and register variations, the 6502 can execute approximately 100 instructions, the 6800 can execute approximately 200 instructions, and the 6809 can execute approximately 750 instructions. Complete instruction sets for each of the 6502, 6800 , and 6809 processors may be

## Table 2: Addressing Modes

## Mode

Inherent
(Accumulator, Implied)

Direct
(Zero-Page)
Extended
(Absolute)
Immediate

Relative

Zero Page Indexed (6502)

Absolute Indexed (6502)

Indexed Indirect (6502)

Indirect Indexed (6502)

Indexed (6800) Adds 8-bit offset in instruction to value in X register to provide 16 -bit effective address

Indexed $(6809) \quad$ Uses one or more post-byte values in instruction to indicate an entire range of register and direct, indirect, or non-indirect addressing schemes

Indirect (6502) Uses the 16 -bit address in instruction to provide a 16 -bit effective address; uses the contents of the locations at that address and at the next address to provide a 16 -bit memory address

## Description

Changes registers or processor states without explicit regard for memory addressing

Prefixes 8-bit address in instruction with 8-bit 00 (DP on 6809) to provide 16-bit effective address

Uses 16 -bit address in instruction directly as effective address

Uses 8 -bit or 16 -bit value in instruction directly, and not as a memory address

Adds 8 -bit offset in instruction to address of next sequential instruction to provide effective address of next instruction to be executed

Adds 8-bit offset in instruction to value in X or Y register to compute 8 -bit value; prefixed this value with 8 -bit 00 to provide 16 -bit effective address

Adds 16-bit offset in instruction to value in X or Y register to provide a 16 -bit effective address

Adds the 8 -bit offset in instruction to value in X or Y register to provide an 8 -bit value, which is prefixed by an 8 -bit 00 to form a 16 -bit effective address; the locations at that address and at the next address to provide a 16 -bit effective address

Prefixes 8 -bit address in instruction with 8 -bit 00 to provide a 16 -bit effective address; uses the contents of the locations at that address and at the next address to provide a 16 -bit effective address
found at the end of this article. An asterisk in table 3 indicates that the instruction has the indicated address mode. An entry under Condition-CodeReg Form indicates the conversion of the Condition-Code format. An entry under Stack indicates stack manipulation, and an entry under $\mathrm{X} / \mathrm{Y}$ indicates X or Y register modification. The entries under 6809 Condition-Code-Reg indicate the results provided by the translation suggested later in this article.

## Emulation Discussion

The additional registers and instructions on the 6809 make possible an almost exact emulation of the 6502 . The 6809 code will not generally have the same length as the 6502 code, nor will it require the same amount of time to execute. Because the translation is being done before assembler time, no run-time instruction modification is assumed.

Certain features of the two processors are similar but not identical. If the incremental cost of the exact emulation of a 6502 instruction or feature exceeds its incremental utility in a specific program or subroutine, it would be highly desirable to be able to trade off the exact emulation for a speed and space reduction in the 6809 code. For instance, the format and contents of the 6502 and 6809 condition code registers are different. Assuming that the " B " and " D " flags of the 6502 are handled separately, many 6502 programs would run correctly with no or minor changes (after translation) on the 6809, even with the 6809 format of condition code register.

The following differences in the processors' instruction sets cause time and space problems in the emulation process:

- reversed order of absolute address high and low bytes
- stack restriction to \$01XX address range
- " B ", " D ", and " V " flag handling in many instructions
- format of condition code register
- page-zero wraparound in several addressing modes
- 8 -bit $X$ and $Y$ register limitations

Other major tradeoffs will be discussed in relation to the individual instructions.

Table 3: Summary Table

| $\begin{gathered} 6502 \\ \text { Opcode } \end{gathered}$ | $\begin{aligned} & \text { Absolute/ } \\ & \text { Zero-Page } \end{aligned}$ | $\begin{gathered} \text { Condit } \\ 6502 \\ \text { NVøBDIZC } \end{gathered}$ | $\begin{aligned} & \text { tion-Code-Reg } \\ & 6809 \text { Form } \\ & \text { EFHINZVC } \end{aligned}$ | Stack | Zero wrap | Indirect Wrap | $\mathrm{X} / \mathrm{y}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC | * | NV. . . 2 z | . .H.NzVC |  | * | * |  |
| AND | * | N.....z. | ....nz.. |  | * | * |  |
| ASL | * | N.....zC | . . . .nZ.C |  | * |  |  |
| BCC |  |  |  |  |  |  |  |
| BCS |  |  |  |  |  |  |  |
| BEO |  |  |  |  |  |  |  |
| BIT | * | NV... ${ }^{\text {\% }}$. | . . . AzvV. |  |  |  |  |
| BMI |  |  |  |  |  |  |  |
| BNE |  |  |  |  |  |  |  |
| BPL |  |  |  |  |  |  |  |
| BRK |  | ...1.1.. | ...1.... | -3 |  |  |  |
| BVC |  |  |  |  |  |  |  |
| BVS |  |  |  |  |  |  |  |
| CLC |  | . . . . . . $\varnothing$ | . . . . . . $\varnothing$ |  |  |  |  |
| CLD |  | . . . $\quad$. . | RESET D |  |  |  |  |
| CLI |  | . . . .0.. | ...0... |  |  |  |  |
| CLV |  | .ロ...... | . . . . . $\varnothing$. |  |  |  |  |
| CMP | * | N. . . . zc | ....NZ.C |  | * | * |  |
| CPX | * | N.... ${ }^{\text {d }}$ C | . . . .nZ.C |  |  |  |  |
| CPY | * | N..... ${ }^{\text {CC }}$ | ....NZ.C |  |  |  |  |
| DEC | * | N. . . . ${ }^{\text {Z }}$. | . . . .NZ. . |  | * |  |  |
| DEX |  | N..... ${ }^{\text {a }}$ | . . . .NZ. . |  |  |  | x |
| DEY |  | N..... | . . . .NZ. . |  |  |  | Y |
| Opcode | Absolute/ <br> Zero-Page | $\begin{gathered} \text { Condit } \\ 6502 \\ \text { NVOBDIZC } \end{gathered}$ | $\begin{aligned} & \text { tion-Code-Reg } \\ & 6809 \text { Form } \\ & \text { EFHINZVC } \end{aligned}$ | Stack | Zero wrap | Indirect Wrap | $X / Y$ |
| EOR | * | N..... ${ }^{\text {a }}$ | . . . .NZ.. |  | * | * |  |
| INC | * | N. . . . ${ }^{\text {a }}$. | ....NZ.. |  | * |  |  |
| INX |  | N. . . . Z . | ....nz.. |  |  |  | x |
| INY |  | N.... ${ }^{\text {a }}$. | . . . .NZ. . |  |  |  | Y |
| JMP | * |  |  |  |  |  |  |
| JSR | * |  |  | -2 |  |  |  |
| LDA | * | N.....z. | . . . .NZ. . |  | * | * |  |
| LDX | * | N..... Z . | . . . .NZ.. |  | * |  | X |
| IDY | * | N. . . . z . | . . . . NZ. |  | * |  | Y |
| LSR | * | 0.....2C | ....øz.c |  | * |  |  |
| NOP |  |  |  |  |  |  |  |
| ORA | * | N. . . . 2 . | . . . .NZ. |  | * | * |  |
| PHA |  |  |  | -1 |  |  |  |
| PHP |  |  | то | -1 |  |  |  |
| PLA |  | N.....Z. | ....NZ.. | +1 |  |  |  |
| PLP |  | NVGBDIZC | EFHINZVC FRCM | +1 |  |  |  |
| ROL | * | N.....zC | ....nzvc |  | * |  |  |
| ROR | * | N.....zC | ....NZ.C |  | * |  |  |
| RTI |  | NVøBDIZC | EFHINZVC | +3 |  |  |  |
| RTS |  |  |  | +2 |  |  |  |
| SBC | * | NV. . . . ZC | . . . . NZVC |  | * | * |  |
| SEC |  | .......1 | .......l |  |  |  |  |
| SED |  | ....1... | SET D |  |  |  |  |
| SEI |  | 1. | ...1... |  |  |  |  |
| STA | * |  |  |  | * | * |  |
| STX | , |  |  |  | * |  |  |
| STY | * |  |  |  | * |  | Y |
| TAX |  | N..... Z . | . . . .NZ.. |  |  |  | X |
| TAY |  | N.....z. | . . . NZ . . |  |  |  | Y |
| TSX |  | N. . . . Z . | . . . NZ. . | $\emptyset$ |  |  | X |
| TXA |  | N. . . . Z . | . . . .NZ. |  |  |  | X |
| TXS |  |  |  | X+1 |  |  | X |
| TYA |  | N..... Z . | ....NZ. |  |  |  | Y |

## Reversed Address Bytes

To reverse the order of high and low address bytes on the 6809 from the 6502, several approaches are possible. The most direct method, which still maintains an exact emulation, is to assume that all extended address bytes, except within instructions, are reversed. You must include 6809 code of the following form to actively flip the address before use:

TFR CC,DP
Save CC Register
LDU address Load Address
EXG U,D Move Address
EXG A,B Reverse Bytes
EXG D, $U \quad$ Put Address in $U$ Register
TFR DP,CC Restore CC Register
Executing this code is timeconsuming and wasteful if it is not needed. The definition of the 6502 .WORD (or . equivalent) assembler

Table 4: Translation Analysis
6502 Opcode

## Comments



Table 4 (Continued)
6502 Opcode
6809 Code
STA SEVFLG
Comments
Set V Flag Byte

* Warring: Decimal Flag Not Honored

TFR DP,CC Restore CC Register
ORCC \#\$01 Sec C Flag
TFR CC,A Save CC Register
STA SEDFLG Set D Flag Byte
TFR A, CC
ORCC $\$ 10$
TFR CC, DP
STB Operand
TFR DP,CC
EXG X,D
TFR CC,DP
STB Operand
TFR DP,CC
EXGD,X
EXG Y,D
TFR CC,DP
STB Operand
TFRDP,CC
EXG D, Y
LDA \#\$00
TSTB
TFR D, X
LDA \#\$00
TSTB
TFR D, Y
TSX
TFR D, U
TFR S, D
LDA $\# \$ 00$
DECB
TFR D, X
TFR U,D
TFR X, D
TSTB
TFR D,U
TFR X, D
TFR CC,DP
incb
TFR DP,CC
TFR D, S
TFR U,D
TFR Y,D
TSTB

Restore CC Register Set I Flag
Save CC Register Store Accumulator Restore CC Register Prepare for Store Save CC Register Store X Register Restore CC Register
Restore D and X
Prepare for Store
Save CC Register
Store X Register
Restore CC Register
Restore D and Y
Clear MS 8 Bits, Not C Flag
Set CC Register
Set $X$ to Accumulator
Clear MS 8 Birs, Not C Flag
Se: Condition Code
Set Y to Accumulator
Save D Register
Get $S$ Register
Clear MS 8 Bits, Not C Flag
Correct Value
Set X Register
Restore D Register
Move X to Accumulator
Set CC Register
Save D Register
Get X Register
Save CC Register
Correct Value
Restore CC Register
Set S Register
Restore $V$ Register
Move Y to Accumulator
Set CC Register

## COLOR COMPUTER USERS

THE POWERFUL FLEX DISK OPERATING SYSTEM WITH HUNDREDS DF SOFTWARE PACKAGES IS NOW AVAILABLE!

Now you can run FLEX, OS-9 and Radio Shack disk sottware on your Color Computer. If you have a 32 K Color Computer with the Radio Shack disk system, all you need to do is make a trivial modification to access the hidden 32 K , as described in the Feb issue of COLOR COMPUTER NEWS and the April issue of '68' Micro You can get FLEX from us right now. OS. 9 will be ready by summer Pleas note what this will only work with the notio Snack isk system and 32 K K Radio Snack disk system and 32K64K memory chips that RS calls 32 K . Maybe they put 64K's in yours, too. If you don' have a copy of the article, send a lega size SASE (404 siamps) and we'll send it to you.
In case you don't understand how this works, I'll give you a brief explanation. The Color Computer was designed so that the roms in the system could be turned off under software control in a lurnal Color Computer this would oniy normal Color Computer this would only make it go away. However, if you put a program in memory to do something first (like boot in FLEX or OS-9), when you turn off the roms, you will have a full $64 K$ RAM Systern with which to run your program.

Now, we need the other half of the 64 K ram chips to work, and this seems to be the case most of the time, as the article states. Of course, you could also put 64 K chips in.
Some neat utilities are included.
MOVEROM moves Color Basic from ROM to RAM. Because it's moved to RAM ROM to RAM. Because it's moved
you can run it and even change it!! You can load Color Computer cassette software and save it to FLEX disk. Single Drive Copy, Format and Setup com. mands plus an online help system are included.
Installing FLEX is simple. Insert the disk and type:

## RUN "FLEX"

That's ali there is to it! You are now up and running in the most popular disk operating system for the 6809. There are nundreds of software packages now running under the FLEX sysiem. Open your Coior Computer to a whole new world of software with FLEX.

FLEX $\$ 99.00$
INCLUDES OVER 25 UTILITIES!
FLEXEditor
50.00

FLEX Assembler
Lex standard BASIC
Fiex Extended Business BASIC $\$ 6500$ Other languages available include FORTH, Pascal, Fortran77, 'C.' ABASIC Compiler, plus more.
Application packages include; ARR, G/L, APP. Inventory, Electronic Spreadsheets, Accounting, Database programs and more. SEND FOR LIST.
TRS-80 COLOR COMPUTER COMPLETE WITH 64K RAM, 24 K ROM, SINGLE DISK DRIVE AND FLEX, SET UP AND READY TO RUN FOR ONLY $\$ 1,275$. Includes 60 day extended warranty. If you have a Computer, call about RS disk controllers and drives.
(Continued from page 81)
The 6809 has more instructions that modify the " $V$ " flag than does the 6502, in which only the ADC, BIT, CLV, PLP, RTI, and SBC instructions modify the "V" flag. The 6502 " $V$ " flag is thus easily emulated in the same manner as the " $D$ " flag, with the same potential problems during interrupt processing.

## Condition Code Register Format

Since the 6809 condition code register has format "EFHINZVC", and the 6502 condition code register has format "NVOBDIZC", two routines must be defined for the 6502 emulation, one to reformat condition codes in each direction. The routines are very similar; the following reformats the 6809 condition code register into 6502 format:

| TFR CC,DP | Save CC Register |
| :--- | :--- |
| TFR D,U | Save D Register |
| TFR CC,A |  |
| CLRB | Zero 6502 Register |
| BITA \#\$10 | I Flag |
| BEQ * + 4 |  |
| ORAB \#\$04 |  |
| BITA \#\$08 | N Flag |
| BEQ * + 4 |  |
| ORAB \#\$80 |  |
| BITA \#\$04 | Z Flag |
| BEQ * + 4 |  |
| ORAB \#\$20 |  |
| TST SEVFLG | V Flag |
| BEQ * + 4 |  |
| ORAB \#\$40 |  |
| BITA \#\$01 | C Flag |
| BEQ * + 4 |  |
| ORAB \#\$01 |  |
| TST SEDFLG | D Flag |
| BEQ * + 4 |  |
| ORAB \#\$80 |  |
| TFR DP,CC | Restore CC Register |
| TFR B,DP |  |
| TFR U,D | Restore D Register |
| TFR DP,A | 6502 CC in A Register |

Again, since most programs never (or seldom) require the particular format of the 6502 condition code register, a programmer may decide to use the 6809-format condition code register and manually change the translated program, as required.

## Page Zero Wraparound

Page zero wraparound is another attribute of the 6502 which is not present on the 6809 and must be handled by the
translator through additional code if exact emulation is required. This problem occurs in the 6502 zero-pageindexed and indexed-indirect address modes. In the zero-page-indexed mode, the 8 -bit offset in the 6502 instruction is added to the 8 -bit value in the X or Y register to provide an 8 -bit value, which is prefixed with 8 -bit 00 to provide a 16 -bit effective address. The 6809 code inserted by the translator would be in the following form:

TFR CC,DP Save CC Register LEAU ((address) AND
\$FF), X Compute Address

> EXG U,D

CLRA Truncate to 8 Bits EXG D,U Address in U Register TFR DP,CC Restore CC Register OPC,U Perform Original Operation

The alternative to emulation would be to treat zero-page-indexed address mode as if it were absolute-indexed address mode. In this case the programmer would be responsible for ensuring that the correct effective address is calculated in each case. In the indexedindirect mode, the 8 -bit offset in the instruction is added to the 8 -bit value in the X or Y register to form an 8 -bit result, which is prefixed by an 8 -bit 00 to form a 16-bit effective address. The contents of the locations at that address and at the next address are used to provide a 16 -bit effective address. The 6809 code inserted by the translator would be similar to that provided earlier, with the exception of the last line, which would use indirect addressing and would be in the following form:

## OPC [,U] Perform Original Operation

assuming that no indirect addresses are placed at $\$ 00 \mathrm{FF}$ and $\$ 0000$. An alternative to emulation would be to directly use the 6809 indirect address facility, manually correcting any cases in which the contents of the X or Y register plus the offset exceeds $\$ 00 \mathrm{FE}$.

## The 8-Bit Limitation of $X$ and $Y$

The 65028 -bit X and Y register limitations affect the following 6502 instructions: DEX, DEY, INX, INY, LDX, LDY, STX, STY, TAX, TAY, TSX, TXA, TXS, TYA. In virtually
every case, the 8 -bit value being processed must be moved through the D register in order to properly extend or truncate the value. For instance, the translator-generated 6809 code for INX would be:

| EXG X,D | Move X Register for <br> Truncation |
| :--- | :--- |
| LDA \#\$00 | Clear MS 8 Bits, Not C |
|  | Flag |
| INCB | Bump Last 8 Bits of X |
| EXG D,X | Restore New X Register |

The magnitude of the problems associated with the conversion of the translated program to fully use the 16 -bit $X$ and $Y$ registers of the 6809 would depend on the program being translated. However, they may be severe, and the emulation overhead will usually be small.

## Translation Analysis

Table 4 presents a simplified representation of the required translator actions in the conversion of each 6502 instruction to 6809 instructions. The following assumptions are made implicitly in this table:

- address mode processing is handled separately but always presents a 16-bit effective address
- absolute addresses are stored in 6809 format (high, then low bytes)
- stack register is handled using 6809 16-bit format and is not restricted to \$01XX range
- format conversion of the condition code register is not handled: no "B" flag handling is required "D" and "V" flags are handled as separate flag bytes
- X and Y registers are restricted to 8 bits
- situations such as "too-long" branches must be handled by the programmer after translation


## Conversion Analysis

Most computer programs, even on microcomputers, do not run standalone but run under control of an operating system or use external I/O, math, or service subroutines. Thus, even if the translation from 6502 to 6809 is exactly correct on an instruction-by-instruction basis, many 6502 programs would not run after translation without modification. The

## VOLUWE 3 JUST RELEASED!



More than 40 new programs on diskette to help you get more from your Apple:

- Machine-Language Aids
- I/O Enhancements
- Applesoft Aids
- Graphics and Games
- Reference Information


## 19 choice articles

43 tested programs on diskette (16 sector DOS 3.3 format)

Volumes 1 \& 2 also available at $\$ 24.95^{*}$
Together MICRO on the Apple 1, 2, \& 3 provide more than 110 programs on diskette for less than $\$ 1.00$ each. No need to type in hundreds of lines of code.

MICRO makes it easy to order: Send check (payable to MICRO) to:

## MICRO INK

Dept. MA3
P.O. Box 6502

Cholmsford, MA 01824
Call our toll-free number: 1.800-345-8112
(In PA, 1-800-662-2444)
VISA and MasterCard accepted
Also available at your local computer store.
*Add $\$ 2.00$ shipping per book. MA residents add $5 \%$.
portions of programs requiring change in a practical environment will generally be in the following areas:

- monitor, operating system, and subroutine library entry points
- I/O addresses and hardware
- memory-mapped video facilities
- miscellaneous tradeoffs made in translation.

Entry points may cause difficulties in terms of addresses, parameters, and functions. The address problems are usually the simplest to solve, since these generally involve merely changing addresses in EQU statements. The parameter-passing problem encompasses addresses and values passed to and from subroutines, monitor entry points, and operating system routines, and may be far more complex. The number of variations in table and control block format and usage, control value interpretation, data structure representation, method of returning results, etc., is astronomical.

The best plan of attack on these problems varies with the nature of the effort. In the case of a well-defined subroutine library or set of operating system routines being referenced, it may be possible and advantageous to code a set of 6809 routines to interface to a similar functional library or routines. Then this interface may be used in any program with few other changes in logic required.

I/O address and hardware differences may cause problems in conversion. Simply changing the EQU statements will probably not affect the complete conversion because of the differences in handling of the various I/O devices, such as VIO's, VIA's, PIA's, ACIA's, etc. These differences may be handled by coding interface subroutines, by modifing the code to handle the new I/O device in native mode, by using similar functional routines already available in the 6809 operating system, etc. In the worst case, the 6502 hardware facility may not even be available on the 6809 , requiring extensive modifications.

Memory-mapped video facilities are available on many of the appliance computers as standard features but are not generally directly available on 6809 systems, with the notable exception of the Radio Shack Color Computer. If a 6502 program makes extensive use of memory-mapped video hardware, but the facility is not available on the 6809 or is available but is handled differently,
several methods of translating the running 6502 program to become a running 6809 program are possible. The obvious means of performing the conversion, though sometimes the most difficult, would be to rewrite the 6502 code after translation to drive the video board or terminal used on the 6809 directly Another method would be to write a terminal emulation routine which would make the same output appear on an output device on a 6809 as on a video monitor on a 6502. The method used in a given case will depend upon the situation.

The other primary reason for manual intervention in the conversion process involves the tradeoffs made in the translation. The changes required by this may benefit from some of the same organized attacks as suggested for the I/O and hardware problems. Other changes may be desirable to take advantage of the additional instructions and addressing modes of the 6809 versus the 6502.

## Summary

The preceding discussion has presented a method to convert 6502 source programs to 6809 source programs. This conversion is performed in two phases.

The first phase is a low-level (instruction-by-instruction) translation process which could be performed manually or by using a computer program. The instruction emulation level may be varied to cause the translated program to have certain attributes closer to the 6502 or to the 6809 architectures, as desired.

The second phase is higher-level, and must generally be performed manually (although possibly with the assistance of an editing or specialpurpose computer program) since it usually involves creativity and cleverness on a level not yet found in the most advanced computer programs. This process involves the resolution of the remaining differences between the translated 6502 program and the 6809 environment in which the 6809 program will run, and the final debugging and checkout.

Tables summarizing the instruction sets of the 6502,6800 , and 6809 processors follow.

[^0]| 2 0 0 | Table A-1: 6800,01,02,03,08 Op-Codes and Mnemonics |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Operation | monic | Immediate | Direct | Indexed | Extended | Inherent |
|  | Add | ADDA ADDE | 8B | 98 DB | AB EB | BB FB |  |
|  | Add Double Acc | ADDD* | C3 | D3 | E3 | F3 |  |
|  | Add Accum. | ABA |  |  |  |  | 1 B |
|  | Add With Carry | ADCA | 89 | 99 | A9 | B9 |  |
|  |  | ADCB | C9 | D9 | E9 | F9 |  |
|  | And | ANDA | 84 I | 94 | A4 | B4 |  |
|  |  | ANDE | C4 | D4 | E4 | F4 |  |
|  | Bit Test | BITA | 85 | 95 | A5 | B5 |  |
|  |  | BITE | C5 | D5 | E5 | F5 |  |
|  | Clear | CLR | I |  | $6 F$ | 7 F |  |
|  |  | CLRA | , |  |  |  | $4 F$ |
|  |  | CLRE | 1 |  |  |  | 5 F |
|  | Compare | CMPA | 81 | 91 | A1 | Bl |  |
|  | Compare Accurn. ${ }^{\text {a }}$ | CMPB | Cl | D1 | E1 | Fl | 11 |
|  | Complement, 1's |  | I |  | 63 | 73 |  |
|  |  | COMA | 1 |  |  |  | 43 |
|  |  | COMB | 1 |  |  |  | 53 |
|  | Complement, 2 's | NEG | , |  | 60 | 70 |  |
|  |  | NEGA | 1 |  |  |  | 40 |
|  |  | NEGB | 1 |  |  |  | 50 |
|  | Dec Adj Acc. \| DAA |  | 1 |  |  |  | 19 |
|  | Decrement | DEC | 1 |  | 6A | 7A |  |
|  |  | DECA | 1 |  |  |  | 4A |
|  |  | DECB | I |  |  |  | 5A |
|  | Exclusive OR | EORA | 88 | 98 | A8 | E8 |  |
|  |  | EORB | C8 | D8 | E8 | F8 |  |
|  | Increment | INC | I |  | 6 C | 7 C |  |
|  |  | INCA |  |  |  |  | 4 C |
|  |  | INCB |  |  |  |  | 5 C |
|  | Load Accum. | LDAA | 86 | 96 | A6 | B6 |  |
|  |  | LDAB | C6 | D6 | E6 | F6 |  |
|  | Load Doub Acc | LDAD* | cc \| | DC | EC | FC |  |
|  | Multiply | MUL* | 1 | 1 |  | \| | 3D |
|  | Inclusive OR | ORAA | 8A 1 | 9 A | AA | BA |  |
|  |  | ORAB | CA \| | DA | EA | FA |  |
|  | Push Data | PSHA | 1 |  |  |  | 36 |
|  |  | PSHB | , |  |  |  | 37 |
|  | Pull Data | PULA |  |  |  |  | 32 |
|  |  | PULB | \| |  |  |  | 33 |
|  | Rotate Left | ROL | , |  | 69 | 79 |  |
|  |  | ROLA |  |  |  |  | 49 |
|  |  | ROLB | I |  |  |  | 59 |

Table A.1 (continued)


Table A-2: Index Register and Stack Manipulation Instructions

| Operation | Mnemonic | Immediate | Direct | Indexed | Extended | Implied |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Compare IXR | CPX | 8 C | 9 C | AC | BC |  |
| Decrement IXR | DEX |  |  |  |  | $\emptyset 9$ |
| Decrment SP | DES |  |  |  |  | 34 |
| Increment IXR | INX | 1 |  | \| | ! | 98 |
| Increment SP | INS | I |  |  |  | 31 |
| Load IXR | LDX | CE | DE | EE | FE |  |
| Load SP | \| LDS | 8E \| | 9 E | AE | BE |  |
| Store IXR | STX | I | DF | EF | FF |  |
| Store SP | \| STS | , | 9 F | AF | BF \| |  |
| IXR-->SP | TXS |  |  |  |  | 35 |
| SP-->IXR | 1 TSX |  |  |  |  | 30 |
| Add $B$ to $X$ | A $A B X^{*}$ | \| |  |  |  | 3A |
| Push IXR | $1 \mathrm{PSHX}{ }^{\text {a }}$ | \| |  |  |  | 3 C |
| Pull IXR | \| PULX* | \| |  |  | I | 38 |
| Rotate Right | \| ROR | I |  | 66 | 76 |  |
|  | 1 RORA | I |  |  |  | 46 |
|  | \| RORB | , |  |  |  | 56 |

Table A-3: 6800,01,02,03,08 Op-Codes and Mnemonics
CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

| Operation | Mnemonic | Implied |
| :---: | :---: | :---: |
| Clear Carry | CLC | 0 C |
| Clear Int Msk | CLI | ロE |
| Clr Overflow | CLV | ®A |
| Set Carry | SEC | gD |
| Set Int Msk | \| SEI | 0 F |
| Set Overflow | \| SEV | 0 B |
| Acc A-->CCR | \| TAP | 06 |
| CCR-->ACC A | 1 TPA | 67 |

Table A-4: Jump and Branch Instructions

| Operation | Mnemonic | Relative | Indexed | Extended | Implied |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Branch Always | 1 BRA | 20 |  |  |  |
| Branch if Carry Clear | - BCC | 24 |  |  |  |
| Branch if Carry Set | 1 BCS | 25 |  |  |  |
| Branch if = Zero | 1 BEO | 27 |  |  |  |
| Branch if $>=$ Zero | BGE | 2C |  |  |  |
| Branch if > zero | BGT | 2E |  |  |  |
| Branch if Higher | BHI | 22 |  |  |  |
| Branch if < $=$ Zero | BLE | 2 F |  |  |  |
| Branch if Lower/Same | BLS | 23 \| |  |  |  |
| Branch if < Zero | BLT | 2D |  |  |  |
| Branch if Minus | BMI | 2B \| |  |  |  |
| Branch if Not = Zero | BNE | 26 \| |  |  |  |
| Branch if V Clear | BVC | 28 \| |  |  |  |
| Branch if $V$ Set | BVS | 29 \| |  |  |  |
| Branch if Plus | BPL | 2A \| |  |  |  |
| Branch to Subroutine | BSR | 8 D \| |  |  |  |
| Jump | JMP | , | 6 E | 7E |  |
| Jump to Subroutine | JSR | I | AD | BD |  |
| No Operation | ) NOP | + |  |  | 91 |
| Return from Interrupt | RTI | 1 |  |  | 3B |
| Return from Subroutine | RTS | 1 |  |  | 39 |
| Software Interrupt | SWI | 1 |  |  | 35 |
| Wait for Interrupt | 1 WAI | 1 |  |  | 3E |

Table B-1: 6809 Op-Codes and Mnemonics

| Operation | Mnemonic | Immediate | Direct | Indexed | Extended | Inherent |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Add $B$ to $X$ | \| ABX | 1 |  |  |  | 3A |
| Add w/ carry | $\left\lvert\, \begin{aligned} & \text { ADCA } \\ & \text { ADCB }\end{aligned}\right.$ | 89 | 99 <br> 9 | A9* | B9 F9 |  |
| Add | $\left\lvert\, \begin{aligned} & \text { ADDA } \\ & \text { \| } \\ & \text { ADDB } \\ & \text { ADDD }\end{aligned}\right.$ | 8B  <br> CB  <br> C  | 9B DB D3 | AB* EB* E3* | BB FB F3 |  |
| And | $\left\lvert\, \begin{aligned} & \text { ANDA } \\ & \mid \text { ANDB } \\ & \text { ANDCC }\end{aligned}\right.$ | 84 $\mathrm{C4}$ 1 C | 94 D4 | A4** | F4 |  |

Table B-1 (continued)

| Operation M | Mnemonic | Immediate | Direct | Indexed | Extended | Inherent |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ArithmeticShift Left | ASLA | I |  |  |  | 48 |
|  | ASLB | \| |  |  |  | 58 |
|  | ASL | ! | ø8 | 68* | 78 |  |
| Arithmetic <br> Shift Right | ASRA | , |  |  |  | 47 |
|  | \| ASRB | ! |  |  |  | 57 |
|  | \| ASR | I | 67 | 67* | 77 |  |
| Bit Test | BITA | 85 | 95 | A5* | B5 |  |
|  | \| BITB | C5 \| | D5 | E5* | F5 |  |
| Clear | CLRA |  |  |  |  | 4 F |
|  | CLRB |  |  |  |  | 5F |
|  | CLR |  | 0 F | 6F* | 7F |  |
| Compare | CMPA | 81 | 91 | Al* | B1 |  |
|  | CMPB | Cl | D1 | E1* | Fl |  |
|  | 1 CMPD | 1083 | 1093 | 10A3* | 1083 |  |
|  | 1 CMPS | 118 C | 119 C | $11 \mathrm{AC*}$ | 11 BC |  |
|  | 1 CMPU | 1183 \| | 1193 | 11A.3* | 1183 |  |
|  | 1 CMPX | 8C \| | 9 C | AC* | BC |  |
|  | 1 CMPY | 108 C | 169 C | 10AC* | 10 BC |  |
| Complement, 1 's | \| COMA | , |  |  |  | 43 |
|  | COMB | , |  |  |  | 53 |
|  | 1 COM | , | 03 | 63* | 73 |  |
| Wait for int. \| CWAI |  | \| |  |  |  | 3 C |
| Dec. adj Acc. I DAA |  | 1 |  |  |  | 19 |
| Decrement | \| DECA |  |  |  |  | $4 A$ $5 A$ |
|  | $\left\lvert\, \begin{aligned} & \mathrm{DECB} \\ & \mathrm{DEC} \end{aligned}\right.$ | \| | 0 A | 6A* | 7A |  |
| Exclusive OR | \| EORA | 88 \| | 98 | A8* | B8 |  |
|  | \| EORB | c8 \| | D8 | E8* | F8 |  |
| Exchange Reg'sl ExG** |  | 1 |  |  |  | 1 E |
| Increment | INCA | \| |  |  |  | 4C |
|  | INCB | ; |  |  |  | 5 C |
|  | 1 INC | 1 | ロC | 6C* | 7 C |  |
| Load | $\mid$ LDA | 86 \| | 96 | A6* | B6 |  |
|  | 1 LDB | C6 I | D6 | E6* | F6 |  |
|  | $\mid$ LDD | cc | DC | EC* | FC |  |
|  | 1 LDS | 10CE \| | 1ØDE | 10EE* | 10FE |  |
|  | 1 LDU | CE 1 | DE | EE* | FE |  |
|  | \| LDX | 8E | 9 E | AE* | BE |  |
|  | \| LDY | 108E \| | 109 E | 1סAE* | 1 ¢BE |  |
| Load Effective Address | L LEAS | \| |  | 32* |  |  |
|  | L Leau | I |  | 33* |  |  |
|  | \| LEAX | , |  | 30* |  |  |
|  | 1 Leay | 1 |  | 31* |  |  |

* Post byte required (see indexed addressing chart) * Post byte specifying registers to be used is required.


[^0]:    Edgar Pass may be contacted at Computer Systems Consultants, Inc., 1454 Latta Lane, Conyers, GA 30207.

